Estimation of Standby Leakage Power in CMOS Circuits
نویسندگان
چکیده
| Low supply voltage requires the device threshold to be reduced in order to maintain performance. Due to the exponential relationship between leakage current and threshold voltage in the weak inversion region, leakage power can be no longer negligible in such circuits. In this paper we present a technique to accurately estimate leakage power by accurately modeling the leakage current in transistor stacks. The standby leakage current model has been veriied by HSPICE. We demonstrate that the dependence of leakage power on primary input combinations can be accounted for by this model. Based on our analysis we can determine good bounds for leakage power in the standby mode. As a by-product of this analysis, we can also determine the set of input vectors which can put the circuits in the low-power standby mode. Results on a large number of benchmarks indicate that proper input selection can reduce the standby leakage power by more than 50% for some circuits.
منابع مشابه
Design of Low Power FFT using Self-sleep Buffer with Body bias Technique
Leakage power has become an important contributing factor of power for the CMOS circuits in deep sub-micron process. MTCMOS is a very effective technique to reduce the leakage current of circuits in the standby mode. Placing a global sleep device is not practical and sleep device at fine grain level involves more number of sleep transistors and more routing space. Distributed MTCMOS is better t...
متن کاملA Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits†
In order to reduce the power dissipation of CMOS products, semiconductor manufacturers are reducing the power supply voltage. This requires that the transistor threshold voltages be reduced as well to maintain adequate performance and noise margins. However, this increases the subthreshold leakage current of p and n MOSFETs, which starts to offset the power savings obtained from power supply re...
متن کاملTitle: Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits
The use of dual threshold voltages can signiicantly reduce the static power dissipated in CMOS VLSI circuits. With the supply voltage at 1V and threshold voltage as low as 0.2V the subthreshold leakage power of transistors starts dominating the dynamic power. Also, many times a large number of devices spend a long time in a standby mode where the leakage power is the only source of power consum...
متن کاملStandby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits
In many new high performance designs, the leakage component of power consumption is comparable to the switching component. Reports indicate that 40% or even higher percentage of the total power consumption is due to the leakage of transistors. This percentage will increase with technology scaling unless effective techniques are introduced to bring leakage under control. This article focuses on ...
متن کاملAnalysis of Pocket Double Gate Tunnel Fet for Low Stand by Power Logic Circuits
For low power circuits downscaling of MOSFET has a major issue of scaling of voltage which has ceased after 1V. This paper highlights comparative study and analysis of pocket double gate tunnel FET (DGTFET) with MOSFET for low standby power logic circuits. The leakage current of pocket DGTFET and MOSFET have been studied and the analysis results shows that the pocket DGTFET gives the lower leak...
متن کامل